| *** TMM <TMM!hp@amanda.tmm.cx> has quit IRC | 03:17 | |
| *** TMM <TMM!hp@amanda.tmm.cx> has joined #f4pga | 03:18 | |
| *** jacobk <jacobk!~quassel@47-186-65-73.dlls.tx.frontiernet.net> has quit IRC | 09:04 | |
| *** jacobk <jacobk!~quassel@47-186-65-73.dlls.tx.frontiernet.net> has joined #f4pga | 09:05 | |
| *** TMM <TMM!hp@amanda.tmm.cx> has quit IRC | 12:28 | |
| *** TMM <TMM!hp@amanda.tmm.cx> has joined #f4pga | 12:28 | |
| *** jacobk <jacobk!~quassel@47-186-65-73.dlls.tx.frontiernet.net> has quit IRC | 17:58 | |
| *** jacobk <jacobk!~quassel@47-186-65-73.dlls.tx.frontiernet.net> has joined #f4pga | 18:00 | |
| *** uchinokitsune <uchinokitsune!~kvirc@p9833181-ipngn16401marunouchi.tokyo.ocn.ne.jp> has joined #f4pga | 23:47 | |
| uchinokitsune | Hello, as a side project I have been trying to reverse engineer the Efinix Ti60 bitstream. So far I have discovered the header layout and the configuration data framing layout (for the case where BRAM is not initialized), and I'm able to extract CRAM bits for an arbitrary cell in the chip. Using this I can extract LUT mode, LUT mask, etc. for EFT (standard LUT) and EFM (LUT with memory support). | 23:50 |
|---|---|---|
| uchinokitsune | I've also identified the combination of bits associated with routing muxes, but I've hit a wall when trying to determine the connectivity of these muxes. I was wondering if anyone has pointers for this? The routing software doesn't seem to report the full routing path (just a subset), and I can't find a way to report individual pips from scripting. Patents / datasheets were helpful but not enough. | 23:52 |
Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!