Thursday, 2022-04-14

*** openpowerbot_ <openpowerbot_!~openpower@94-226-188-34.access.telenet.be> has joined #microwatt04:02
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has quit IRC04:02
*** toshywoshy <toshywoshy!~toshywosh@ptr-377wf33o3bnthuddmycb.18120a2.ip6.access.telenet.be> has joined #microwatt04:03
*** openpowerbot <openpowerbot!~openpower@94-226-188-34.access.telenet.be> has quit IRC04:04
openpowerbot_[slack] <Paul Mackerras> lkcl, yes the icache tlb is async at present07:07
openpowerbot_[slack] <Paul Mackerras> ideally one itlb lookup should be good for several fetches - if we store the most recent itlb entry used, we should be able to reduce the itlb access rate and thus make the itlb a synchronous RAM07:09
openpowerbot_[slack] <Paul Mackerras> I'd really like to be able to put the itlb in block RAM...07:10
openpowerbot_[mattermost] <lkcl> it's done (i believe) in dcache?13:57
openpowerbot_[mattermost] <lkcl> https://github.com/antonblanchard/microwatt/blob/master/dcache.vhdl#L61715:50
openpowerbot_[mattermost] <lkcl> dtlb_reads: if rising_edge(clk) then15:50
openpowerbot_[mattermost] <lkcl> https://github.com/antonblanchard/microwatt/blob/master/dcache.vhdl#L71115:51
openpowerbot_[mattermost] <lkcl> tlb_update: if rising_edge(clk) then15:51
openpowerbot_[mattermost] <lkcl> and in dcache.py i did put that into its own separate module, which then i was able to use a nmigen Memory(), which has standard 1-clock synchronous read/write access (because dtlb_reads and dtlb_update both have those rising_edge()), and blah blah)15:52

Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!