| openpowerbot | [slack] <Benjamin Herrenschmidt> @Paul Mackerras This https://github.com/antonblanchard/microwatt/pull/411 should fix the PLRU in the dcache (and includes my other dcache_tb fix). I went for the trivial change of | 07:49 |
|---|---|---|
| openpowerbot | [slack] <Benjamin Herrenschmidt> ```- if r1.cache_hit = '1' then | 07:49 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> + if r1.cache_hit = '1' or r1.choose_victim = '1' then``` | 07:49 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> which I think does just what we want (ran some waves with the updated`dcache_tb` and it seems fine, please review/ack. I still want to better understand the whole story inside the dcache as I still somethat believe we can simplfy a couple of things and remove some muxes but that can wait 😉 | 07:49 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> I've cancelled the previous PR with just the `dcache_tb` changes and folded it all into that one | 07:50 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> @Anton Blanchard any reason not to replace yosys + ghdl (plugin) with just ghdl synth --out=verilog to generate microwatt.v ? | 08:49 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> @Anton Blanchard or are there some subtle differences in the output that could be problematic ? | 08:49 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> I'm also finding the verilated stuff.... slow 🙂 slower than I would have expected | 08:52 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> (which I have fixes for coming soon ... mostly it spends its time waiting on the UART... reducing CLK_FREQUENCY help but the uart sim fails at lower freq that aren't multiple of 1.84 Mhz 🙂 | 13:12 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> I have some tweaks to the uart sim that makes it less problematic in that case | 13:13 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> I also have a model of microwatt + litedram_sim all under verilator | 13:13 |
| openpowerbot | [slack] <Benjamin Herrenschmidt> feel free to check out https://github.com/ozbenh/microwatt/tree/verilatage , I need to do more tests with Vivado to make sure my tricks still work there | 13:50 |
Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!