{
  "participants": [
    {
      "name": "Tobias Platen",
      "email": "libre-soc@platen-software.de"
    },
    {
      "name": "RED Semiconductor Ltd",
      "email": "lkcl@libre-soc.org"
    },
    {
      "name": "Staf Verhaegen",
      "email": "staf@fibraservi.eu"
    },
    {
      "name": "Luke Kenneth Casson Leighton",
      "email": "lkcl@lkcl.net"
    },
    {
      "name": "Cole Poirier",
      "email": "colepoirier@gmail.com"
    }
  ],
  "preamble": "",
  "type": "Group",
  "url": "https://bugs.libre-soc.org/show_bug.cgi?id=138",
  "plan": {
    "intro": [
      ""
    ],
    "tasks": [
      {
        "title": "178 first coriolis2 tutorial, workflow and \"test project\" page",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=178\n "
        ],
        "amount": 3000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=178 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 3000
          }
        ]
      },
      {
        "title": "199 Layout using coriolis2 main core, 180nm",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=199\n "
        ],
        "amount": 9000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=199 }} ",
        "milestones": [
          {
            "description": "490 Complete peripheral set including litex for first functional OpenPOWER Core (ls180)",
            "amount": 2000
          },
          {
            "description": "502 determine SRAM block size and implement it",
            "amount": 1250
          },
          {
            "description": "506 8x VDD VSS pins needed in ioring",
            "amount": 600
          },
          {
            "description": "507 ls180 asic needs an ioring, pads need defining and connecting",
            "amount": 1500
          },
          {
            "description": "508 decide package size and pin allocation for 180nm ASIC",
            "amount": 100
          },
          {
            "description": "521 small example using JTAG for testing coriolis2 new multi clock plugin",
            "amount": 400
          },
          {
            "description": "620 post-layout simulation needed using cocotb",
            "amount": 2500
          },
          {
            "description": "wrapup",
            "amount": 650
          }
        ]
      },
      {
        "title": "200 IEEE754 FPU Coriolis2 layout",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=200\n "
        ],
        "amount": 7000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=200 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 7000
          }
        ]
      },
      {
        "title": "201 create specifications for modifications needed for additional nmigen functionality.",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=201\n "
        ],
        "amount": 9000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=201 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 9000
          }
        ]
      },
      {
        "title": "202 potential changes to LibreSOC HDL to suit coriolis2",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=202\n "
        ],
        "amount": 6000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=202 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 6000
          }
        ]
      },
      {
        "title": "203 potential improvements to coriolis2 for LibreSOC Layout",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=203\n "
        ],
        "amount": 7000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=203 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 7000
          }
        ]
      },
      {
        "title": "204 Transition from symbolic to real Cell Library for 180nm layout",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=204\n "
        ],
        "amount": 5000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=204 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 5000
          }
        ]
      },
      {
        "title": "205 documentation of coriolis2 layout process for 180nm",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=205\n "
        ],
        "amount": 4000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=205 }} ",
        "milestones": [
          {
            "description": "291 HDL Workflow and Coriolis2 chroot automated setup scripts",
            "amount": 200
          },
          {
            "description": "wrapup",
            "amount": 3800
          }
        ]
      }
    ],
    "rfp_secret": ""
  }
}