{
  "participants": [
    {
      "name": "Jacob R. Lifshay",
      "email": "programmerjake@gmail.com"
    },
    {
      "name": "Luke Kenneth Casson Leighton",
      "email": "lkcl@lkcl.net"
    },
    {
      "name": "RED Semiconductor Ltd",
      "email": "lkcl@libre-soc.org"
    },
    {
      "name": "Dmitry Selyutin",
      "email": "ghostmansd@gmail.com"
    }
  ],
  "preamble": "",
  "type": "Group",
  "url": "https://bugs.libre-soc.org/show_bug.cgi?id=140",
  "plan": {
    "intro": [
      ""
    ],
    "tasks": [
      {
        "title": "251 Initial 3D MESA non-accelerated software-only driver is needed",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=251\n "
        ],
        "amount": 12000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=251 }} ",
        "milestones": [
          {
            "description": "466 comprehensive evaluation and planning for 3D MESA driver",
            "amount": 500
          },
          {
            "description": "wrapup",
            "amount": 11500
          }
        ]
      },
      {
        "title": "252 3D accelerated opcodes need to be added to the POWER ISA simulator",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=252\n "
        ],
        "amount": 7000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=252 }} ",
        "milestones": [
          {
            "description": "896 DOUBLE2SINGLE doesn't handle generating the return value for inf/nan inputs",
            "amount": 500
          },
          {
            "description": "898 binutils svp64 objdump support",
            "amount": 2500
          },
          {
            "description": "899 implement additional Transcendentals in simulator",
            "amount": 4000
          }
        ]
      },
      {
        "title": "253 Add hardware implementations of 3D accelerated opcodes",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=253\n "
        ],
        "amount": 12500,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=253 }} ",
        "milestones": [
          {
            "description": "wrapup",
            "amount": 12500
          }
        ]
      },
      {
        "title": "254 Second iteration round for opcodes, simulation and hardware for 3D MESA",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=254\n "
        ],
        "amount": 12500,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=254 }} ",
        "milestones": [
          {
            "description": "794 UTF8 validation",
            "amount": 2500
          },
          {
            "description": "871 implement pack/unpack mode in ISACaller",
            "amount": 4000
          },
          {
            "description": "911 svshape2 instruction (with offsets)",
            "amount": 3000
          },
          {
            "description": "917 pysvp64dis: support SVP64 disassembly",
            "amount": 3000
          }
        ]
      },
      {
        "title": "255 formal standard documentation of 3D Opcodes",
        "intro": [
          "https://bugs.libre-soc.org/show_bug.cgi?id=255\n "
        ],
        "amount": 6000,
        "url": "{{ https://bugs.libre-soc.org/show_bug.cgi?id=255 }} ",
        "milestones": [
          {
            "description": "139 Swizzle needs to be high priority capability in ISA",
            "amount": 1500
          },
          {
            "description": "851 vector pack/unpack needed (as REMAP and as RM Modes)",
            "amount": 1200
          },
          {
            "description": "886 transcendentals opcode spec writeup needed",
            "amount": 3300
          }
        ]
      }
    ],
    "rfp_secret": ""
  }
}