Monday, 2022-12-12

*** lkcl <lkcl!lkcl@freebnc.bnc4you.xyz> has joined #f4pga00:33
*** bl0x_ <bl0x_!~bl0x@p200300d7a70705004392200b8dc4c2ac.dip0.t-ipconnect.de> has joined #f4pga02:04
*** bl0x <bl0x!~bl0x@p200300d7a7255c0020f45a640df4bfee.dip0.t-ipconnect.de> has quit IRC02:05
*** bl0x <bl0x!~bl0x@p200300d7a713db00220113da3831695a.dip0.t-ipconnect.de> has joined #f4pga03:02
*** bl0x_ <bl0x_!~bl0x@p200300d7a70705004392200b8dc4c2ac.dip0.t-ipconnect.de> has quit IRC03:03
*** Luke <Luke!~ldm@hacksoc/alumni/ldm> has quit IRC04:00
*** Luke <Luke!~ldm@hacksoc/alumni/ldm> has joined #f4pga04:03
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC08:34
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga08:35
*** ZipCPU <ZipCPU!~ZipCPU@c-73-99-155-72.hsd1.va.comcast.net> has quit IRC08:59
*** ZipCPU <ZipCPU!~ZipCPU@2601:5cd:c200:63c0:1ac0:4dff:fe02:d4f0> has joined #f4pga09:00
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC09:33
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga09:34
F4PGASlackBridge<nishantpani95> Hi everyone10:58
F4PGASlackBridge<nishantpani95> I am a Master's student in ECE10:58
F4PGASlackBridge<nishantpani95> This semester I took a course in EDA algorithms and OS11:00
F4PGASlackBridge<nishantpani95> With all my experiences the f4pga project looked like a good project to refine my HDL, C++ and EDA skills11:01
F4PGASlackBridge<nishantpani95> Before my masters I worked with FPGAs in a few places11:01
F4PGASlackBridge<nishantpani95> So last in this year's GSOC one of the suggested ideas was integrating DSP48E for the Xilinx FPGAs is that still in the roadmap?11:02
F4PGASlackBridge<nishantpani95> Because I think I would like to work on it from January onwards outside GSOC11:02
F4PGASlackBridge<nishantpani95> Is there someone I can speak more with about this?11:03
F4PGASlackBridge<kgugala> Hi @nishantpani95, yes the DSP is still in the roadmap11:07
F4PGASlackBridge<kgugala> you can probably reach me and @tmichalak about this11:07
F4PGASlackBridge<nishantpani95> Hey @kgugala, thanks for the clarification. So my first question before I ask more, is what part of the codebase should I start looking at so that I can have a definite proposal. I also have a Basys3 board with me which might be useful for testing11:14
F4PGASlackBridge<nishantpani95> I have already downloaded the UG from AMDs website and started reading through the document11:14
F4PGASlackBridge<kgugala> there are two parts of this - prjxrays fuzzers and architecture definitions11:23
F4PGASlackBridge<kgugala> DSPs are hardblocks so we need to figure out how they are connected to the rest of the FPGA and what parameters controls them (and how are those encoded)11:24
F4PGASlackBridge<kgugala> there is already some fuzzer code here https://github.com/f4pga/prjxray/tree/master/fuzzers/101-dsp-pips and here https://github.com/f4pga/prjxray/tree/master/fuzzers/100-dsp-mskpat11:24
F4PGASlackBridge<kgugala> it'd be good to check if it covers all we need11:24
F4PGASlackBridge<nishantpani95> So if I understand correctly the purpose of the fuzzer code that you linked above is to figure out how DSP blocks fit in the FPGA model that exists?11:26
F4PGASlackBridge<kgugala> fuzzers are to understand how certain FPGA blocks are encoded in the bitstream11:27
F4PGASlackBridge<nishantpani95> and once that part is done the next step would be to understand the detailed working on the DSPs to get the architecture definitions ?11:28
F4PGASlackBridge<kgugala> there is also some code adding DSP primitive to VPR architecture definitions https://github.com/f4pga/f4pga-arch-defs/tree/main/xilinx/common/primitives/dsp48e111:28
F4PGASlackBridge<kgugala> it'd be good to start with some example and try to run it through the flow11:28
F4PGASlackBridge<kgugala> and see where it explodes11:28
F4PGASlackBridge<nishantpani95> Thanks I will dive into a bit11:29
nimh@nishantpani95    https://scholarworks.umass.edu/cgi/viewcontent.cgi?article=2318&context=masters_theses_211:39
nimhsome other work done on that11:39
nimhI'm not sure that's how the slackbridge works?11:41
F4PGASlackBridge<nishantpani95> Thanks I have enough starter material for 2 weeks11:46
F4PGASlackBridge<nishantpani95> What is the slackbridge?11:47
*** bl0x <bl0x!~bl0x@p200300d7a713db00220113da3831695a.dip0.t-ipconnect.de> has quit IRC11:53
*** bl0x <bl0x!~bl0x@p4ff445cd.dip0.t-ipconnect.de> has joined #f4pga11:56
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC12:09
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga12:10
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has joined #f4pga13:17
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has quit IRC15:02
*** gromero_ <gromero_!~gromero@189-47-47-185.dsl.telesp.net.br> has joined #f4pga15:02
*** jacobk <jacobk!~quassel@64.189.201.150> has quit IRC16:43
*** jacobk <jacobk!~quassel@129.110.242.224> has joined #f4pga17:03
*** indy <indy!~indy@dsl-static-104.213-160-167.telecom.sk> has quit IRC18:25
*** jacobk <jacobk!~quassel@129.110.242.224> has quit IRC19:20
*** jacobk <jacobk!~quassel@utdpat241088.utdallas.edu> has joined #f4pga19:45
*** jacobk <jacobk!~quassel@utdpat241088.utdallas.edu> has quit IRC19:58
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga20:00
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has quit IRC20:03
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC20:37
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga20:42
*** jacobk <jacobk!~quassel@utdpat241088.utdallas.edu> has joined #f4pga20:58
*** jacobk <jacobk!~quassel@utdpat241088.utdallas.edu> has quit IRC21:05
*** jacobk <jacobk!~quassel@utdpat242053.utdallas.edu> has joined #f4pga21:21
*** jacobk <jacobk!~quassel@utdpat242053.utdallas.edu> has quit IRC21:53
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC21:55
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga21:56
*** jacobk <jacobk!~quassel@utdpat242053.utdallas.edu> has joined #f4pga22:11
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC22:35
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga22:36
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC22:53
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga22:53
*** jacobk <jacobk!~quassel@utdpat242053.utdallas.edu> has quit IRC23:00

Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!