*** bl0x <bl0x!~bl0x@p4ff445cd.dip0.t-ipconnect.de> has quit IRC | 00:00 | |
*** scientes <scientes!~scientes@198.46.190.81> has quit IRC | 00:00 | |
*** nimh <nimh!~masked@mild.embarrassm.net> has quit IRC | 00:00 | |
*** ziga <ziga!~ziga@aurora-borealis.phear.org> has quit IRC | 00:00 | |
*** ziga <ziga!~ziga@aurora-borealis.phear.org> has joined #f4pga | 00:00 | |
*** bl0x <bl0x!~bl0x@p200300d7a725ce00140b8f00589a15d9.dip0.t-ipconnect.de> has joined #f4pga | 00:00 | |
*** nimh <nimh!~masked@mild.embarrassm.net> has joined #f4pga | 00:00 | |
*** scientes <scientes!~scientes@198.46.190.81> has joined #f4pga | 00:00 | |
*** jacobk <jacobk!~quassel@utdpat241106.utdallas.edu> has joined #f4pga | 00:36 | |
*** bl0x_ <bl0x_!~bl0x@p54a7022e.dip0.t-ipconnect.de> has joined #f4pga | 02:40 | |
*** bl0x <bl0x!~bl0x@p200300d7a725ce00140b8f00589a15d9.dip0.t-ipconnect.de> has quit IRC | 02:41 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC | 03:48 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has joined #f4pga | 03:48 | |
*** jacobk <jacobk!~quassel@utdpat241106.utdallas.edu> has quit IRC | 04:04 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has quit IRC | 04:06 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has joined #f4pga | 04:08 | |
*** jacobk <jacobk!~quassel@utdpat242093.utdallas.edu> has joined #f4pga | 05:14 | |
*** gromero_ <gromero_!~gromero@189-47-47-185.dsl.telesp.net.br> has quit IRC | 06:02 | |
*** gromero_ <gromero_!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has joined #f4pga | 06:02 | |
*** jacobk <jacobk!~quassel@utdpat242093.utdallas.edu> has quit IRC | 06:07 | |
*** gromero__ <gromero__!~gromero@189-47-47-185.dsl.telesp.net.br> has joined #f4pga | 06:14 | |
*** gromero_ <gromero_!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has quit IRC | 06:17 | |
*** jacobk <jacobk!~quassel@64.189.201.150> has joined #f4pga | 06:44 | |
*** indy_ <indy_!~indy@dsl-static-104.213-160-167.telecom.sk> has joined #f4pga | 06:47 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has quit IRC | 07:48 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has joined #f4pga | 07:49 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has quit IRC | 08:09 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has joined #f4pga | 08:09 | |
*** gromero__ is now known as gromero | 11:40 | |
*** ZipCPU <ZipCPU!~ZipCPU@2601:5cd:c200:63c0:1ac0:4dff:fe02:d4f0> has quit IRC | 13:00 | |
*** ZipCPU <ZipCPU!~ZipCPU@c-73-99-155-72.hsd1.va.comcast.net> has joined #f4pga | 13:02 | |
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC | 14:09 | |
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga | 14:10 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga | 14:43 | |
*** ec_ <ec_!~ec@gateway/tor-sasl/ec> has quit IRC | 14:47 | |
*** JTL <JTL!~jtl@user/jtl> has quit IRC | 14:58 | |
*** JTL <JTL!~jtl@user/jtl> has joined #f4pga | 15:03 | |
F4PGASlackBridge | <nishantpani95> Also is it true that for development it is preferable to use Vivado 2017.1? | 15:24 |
---|---|---|
F4PGASlackBridge | <nishantpani95> I read it on some GitHub issue | 15:24 |
F4PGASlackBridge | <kgugala> 2017.2 actually | 15:32 |
F4PGASlackBridge | <kgugala> with newer ones you may hit some issues with crititcal warnings related to LUT6_2 | 15:33 |
F4PGASlackBridge | <kgugala> we have a bridge connecting slack channel with IRC channel | 15:33 |
*** jacobk <jacobk!~quassel@64.189.201.150> has quit IRC | 16:58 | |
*** DrWhax_ <DrWhax_!~DrWhax@37.218.247.209> has joined #f4pga | 17:49 | |
*** TMM__ <TMM__!hp@amanda.tmm.cx> has joined #f4pga | 17:50 | |
*** DrWhax <DrWhax!~DrWhax@37.218.247.209> has quit IRC | 17:54 | |
*** TMM_ <TMM_!hp@amanda.tmm.cx> has quit IRC | 17:55 | |
*** jacobk <jacobk!~quassel@47-186-81-17.dlls.tx.frontiernet.net> has joined #f4pga | 18:37 | |
*** lambda <lambda!~lambda@cyka.blyat.vodka> has quit IRC | 20:02 | |
*** lambda <lambda!~lambda@cyka.blyat.vodka> has joined #f4pga | 20:03 | |
F4PGASlackBridge | <hansfbaier> @nishantpani95 You can talk with me too, I am currently working on Xilinx FPGAs and DSP48E is also on my TODO list | 21:37 |
F4PGASlackBridge | <nishantpani95> Great I will definitely do that once I understand what has been done till now | 21:37 |
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC | 22:39 | |
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga | 22:45 | |
F4PGASlackBridge | <hansfbaier> @tmichalak, @kgugala Currently, DDR3 memory is not working yet on the high performance banks, and I have just isolated the cause: In SSTL15, the iob18 fuzzer does find the bit RIOB18.IOB_Y1.SSTL12_SSTL135_SSTL15.IN, and for all Y1 pads, reading/writing DDR3 memory works. *BUT*: the in IOB_Y0 (the upper pad in the IO tile) fuzzer does not find the bit RIOB18_X73Y25.IOB_Y0.SSTL12_SSTL135_SSTL15.IN , because of no | 23:00 |
F4PGASlackBridge | candidates, so I cannot set SSTL15 pads to input. I created two super simple designs in verilog (one with SSTL15 pin on Y1 and one on Y0), and bit2fasm gives those unknown bits: On Y0: ```{ unknown_bit = "004424a7_23_27", unknown_segment = "0x00442480", unknown_segbit = "39_763" } { unknown_bit = "004424a7_54_31", unknown_segment = "0x00442480", unknown_segbit = "39_1759" } { unknown_bit = "004424a7_76_27", unknown_segment | 23:00 |
F4PGASlackBridge | = "0x00442480", unknown_segbit = "39_2459" }``` | 23:00 |
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC | 23:56 | |
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga | 23:57 |
Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!