Thursday, 2022-12-15

*** bl0x_ <bl0x_!~bl0x@p200300d7a7102b00828c1a5c18859d65.dip0.t-ipconnect.de> has joined #f4pga02:18
*** bl0x <bl0x!~bl0x@p4ff4491b.dip0.t-ipconnect.de> has quit IRC02:19
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC02:22
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga02:53
*** chexum_ <chexum_!~quassel@gateway/tor-sasl/chexum> has joined #f4pga08:12
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC08:13
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC08:50
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga08:51
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC10:13
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga10:15
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC13:59
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga14:00
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has joined #f4pga15:25
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has quit IRC15:45
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has joined #f4pga15:45
*** chexum_ <chexum_!~quassel@gateway/tor-sasl/chexum> has quit IRC16:21
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga16:21
*** gromero <gromero!~gromero@2804:7f0:b402:533b:c3ae:91a3:e8ed:f1dc> has quit IRC16:23
*** gromero <gromero!~gromero@189-47-47-185.dsl.telesp.net.br> has joined #f4pga16:23
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC16:49
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga16:50
*** ec <ec!~ec@gateway/tor-sasl/ec> has quit IRC17:01
*** ec <ec!~ec@gateway/tor-sasl/ec> has joined #f4pga17:01
*** jacobk <jacobk!~quassel@47-186-81-17.dlls.tx.frontiernet.net> has quit IRC18:01
*** jacobk <jacobk!~quassel@47-186-81-17.dlls.tx.frontiernet.net> has joined #f4pga18:01
F4PGASlackBridge<hansfbaier> @tmichalak @kgugala I grepped through the specimens, but there seem to be enough specimens that have both LVCMOS and SSTL in its params.csv. So I don't see a reason, why segmatch should not be able to find the feature we are looking for.19:42
F4PGASlackBridge<hansfbaier> @tmichalak @kgugala Could it be acceptable that I just insert `RIOB18.IOB_Y0.SSTL12_SSTL135_SSTL15.IN` using sed? But the segmatch failure here seems to point to a deeper issue, but I don't currently feel capable of getting to the bottom of this, because I do not understand of how segmatch works.19:44
F4PGASlackBridge<hansfbaier> This here looks suspicious though:19:48
F4PGASlackBridge<tmichalak> If the tag was 0 and the bit was there in the segment then this would be an explanation why segmatch doesn't find the bit. But segdata is formed as seg bit tag so the top red arrow refers actually to the previous segment, the tags for the bits pointed by the lower arrow are lower down19:51
F4PGASlackBridge<hansfbaier> Ah19:51
F4PGASlackBridge<hansfbaier> @tmichalak There seem to be contradictions. I write this python script to find them, and attached the result also20:46
F4PGASlackBridge<hansfbaier> At first glance it looks like the contradictions only seem to occure if IN_DIFF = 120:48
F4PGASlackBridge<hansfbaier> So for that I'd probably have to set .IN 020:48
F4PGASlackBridge<hansfbaier> Yes exactly! I updated the script to check if the contradictions only occur for IN_DIFF = 1, and it is the case!21:00
F4PGASlackBridge<hansfbaier> Then I think I have a fix21:00
*** jacobk <jacobk!~quassel@47-186-81-17.dlls.tx.frontiernet.net> has quit IRC21:35
F4PGASlackBridge<hansfbaier> @tmichalak This is how the results look after the fix21:52
F4PGASlackBridge<hansfbaier> LVDS.IN_DIFF has disappeared21:55
F4PGASlackBridge<hansfbaier> grr21:55
F4PGASlackBridge<hansfbaier> Yes but DDR3 still works in the design.21:57
F4PGASlackBridge<hansfbaier> I've got to make my fix conditional to SSTL21:59
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has quit IRC22:11
*** chexum <chexum!~quassel@gateway/tor-sasl/chexum> has joined #f4pga22:12
F4PGASlackBridge<hansfbaier> @tmichalak Actually LVDS is fine, it just doesn't seem to combine it anymore: ```  Orig line: RIOB18.IOB_Y0.LVDS_SSTL12_SSTL135_SSTL15.IN_DIFF origin:030-iob18 !39_127 38_126 39_01   New line : RIOB18.IOB_Y0.LVDS.IN_DIFF !39_127 38_126 39_01```22:18
F4PGASlackBridge<hansfbaier> Grrr22:19
F4PGASlackBridge<hansfbaier> I wonder why22:23
F4PGASlackBridge<hansfbaier> Ah moment22:28
F4PGASlackBridge<hansfbaier> @tmichalak This are the resulting changes in the database now. Do you think it makes sense?22:38
F4PGASlackBridge<hansfbaier> .IN looks fine, but .IN_DIFF is slightly confusing now22:44
F4PGASlackBridge<hansfbaier> Still works on the hardware for DIFF_SSTL15 though, but I am not sure about LVDS22:45
F4PGASlackBridge<hansfbaier> DDR3 works with these changes. Got to test LVDS.22:56
F4PGASlackBridge<hansfbaier> @tmichalak The changes break a blinky on the STLV7325 board. (differential clock input not working neither as SSTL15 nor as LVDS).23:09
F4PGASlackBridge<hansfbaier> So I am back to square one: How about just fixing up the db by adding the manually discovered feature with sed?23:09
*** gromero <gromero!~gromero@189-47-47-185.dsl.telesp.net.br> has quit IRC23:14

Generated by irclog2html.py 2.17.1 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!