• shakti
  • m class
  • DDR
  • Edit
  • RecentChanges
  • Preferences
  • About Us

DDR (DRAM) Controller and PHY

  • https://github.com/enjoy-digital/litedram - controller inc. DDR3 / LPDDR3
  • https://www.ohwr.org/projects/ddr3-sp6-core/wiki/wiki - CERN DDR3 ctrl
  • https://www.linkedin.com/in/michael-taylor-32212816/ working on DDR3 IO Cells
  • https://github.com/waviousllc/wav-lpddr-hw
Link
Sitemap
Crowdsupply Updates
OpenCollective
Librecores
Libre-SOC Wikipedia
PyPI packages
Hackaday
conferences
HDL workflow
Simple-V OpenPOWER Draft
Documentation
Bugs and Tasks
All Mailing Lists
List Archives
Git repositories
Kazan (Vulkan driver)
Libre-SOC charter
m class
3D GPU
VPU
Micro-Architecture
future feature proposals
standards
nlnet proposals
resources
Sandbox
Upcoming tasks
NLNet Milestones
180nm Oct2020
22nm PowerPI
Links: m class Last edited Sat Mar 26 10:11:49 2022.